Abstract
Introduction
To achieve high values of f T and f max in SiGe HBT's, it is necessary to minimise delay times in the base and collector of the transistor [1] [2] [3] . The base delay is minimised by using a narrow basewidth and large Ge gradient across the base to create a built-in electric field [1] . Such aggressive Ge profiles can give very high values of common emitter current gain ß [3] . The collector delay is minimised by increasing the collector doping to decrease the transit time and to suppress the Kirk effect. Unfortunately high collector doping concentrations have the disadvantage of degrading the common emitter breakdown voltage BV CEO of the transistor [4] .
The trade-off between BV CEO and β can be understood from the following well known equation:
This equation shows that if the gain of the transistor is too high, the common emitter breakdown voltage is degraded. To address this problem, a method is needed of reducing the gain without modifing the base Ge and B profiles.
In SOI CMOS technology, single-crystal SiGe has been used in the sources of MOS tranistors to supress parasitic bipolar gain [5] .
In this paper, Ge is incorporated in polycrystalline silicon to create a novel polySiGe emitter. This approach is compatible with existing BiCMOS technologies in which a polysilicon emitter is used to make contact to the very shallow emitter/base junction. When applied to a SiGe HBT, this method will allow the gain to be controlled independently of the Ge and B profiles in the base.
An issue that needs to be addresses in polySiGe emitters is the competing influence of the Ge, which gives increased base current, and the interfacial layer, which gives reduced base current. A theory is developed which quantifies these two competing machanisms and a comparison made with measured devices.
Transistor Fabrication
Silicon bipolar transistors were fabricated with polySiGe emitters with Ge contents in the range 0 to 33%. The in-situ phosphorus doped poly SiGe layer was deposited in a Thermo VG Semicon CV200 LPCVD system at a temperature of 540°C after an ex-situ HF etch. The polySiGe emitter was completed by annealing for 30s at either 900 or 800°C. SIMS measurements were made to characterise the germanium, phosphorus and oxygen profiles in the polySiGe emitter, and Gummel plots were measured to characterise the electrical properties of the resulting bipolar transistors. Figure 1 shows a typical SIMS profile for a polySiGe layer with 11% Ge after an anneal of 30s at 800°C. It can be seen that the Ge and phosphorus profiles are reasonably uniform across the polySiGe layer, and there figure 2 , with minimum ideality factors of 1.3, 1.3 and 1.2 at V BE =0.55V for 0, 11 and 33% Ge respectively. This is due to the very light anneal used in the transistor fabrication and the consequent small degree of phosphorus penetration into the singlecrystal silicon, as shown in figure 1 . Nevertheless, these Gummel plots show a similar trend to those in figure 2, namely an increase in base current with increasing Ge content. This increase is a factor of 3.3 on going from 0 to 11% Ge and 4.0 on going from 0 to 33%.
Results
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Theory
In order to explain the above dependence of base current on Ge content in the polySiGe emitter, a theory has been developed for polySiGe emitters. The approach used defines an effective surface recombination velocity for the polySiGe emitter analogous to that used by Yu et al [6] for polySi emitters. An effective surface recombination velocity is defined at each interface in the polySiGe emitter, as illustrated in figure 5 . The current at each interface is then written in terms of these recombination velocities. For example, the current density J 1 adjacent to the metal contact is given by:
where S M is the surface recombination velocity at the metal contact and p 1SiGe is the hole concentration in the SiGe layer adjacent to the metal contact.
Following the work of Yu et al [6] , an equation for the current density J 4 at the left of the interfacial oxide layer can be defined: In these equations T I models tunnelling through the interfacial layer and S I recombination at the polySiGe/Si interface.
Discussion
In practical polySiGe emitters, there will be a conflict between increased base current from the presence of the Ge and decreased base current from the interfacial layer. To illustrate this interaction, figure 7 shows a graph of the modelled value of S PI as a function of interfacial layer thickness. In calculating the value of S PI , the parameter values in [6] were used. At high values of interfacial layer thickness, T I is small and hence S PI § S I in equation 11. Consequently, the Ge in the polySiGe layer ∆E G has no effect on the value of S PI . At low values of interfacial layer thickness, T I in equation 11 is large, so S PI approaches a value of F (S P + S I ) § F S P . In this situation the polySiGe layer has a strong effect on the value of S PI . Using the measured value of interfacial oxide thickness obtained from the SIMS profile in figure 1 (0.21nm), figure 7 predicts an increase in S PI by a factor of 3.4 on going from 0% to 10% Ge and 4.8 on going from 0% to 19% Ge. These factors are consistent with the measured increases in base current seen in figure 2 , namely 2.9 and 4.0. In a shallow polySiGe emitter, where there is little recombination in the single-crystal emitter, it would be expected that the base current would be proportional to S PI . In which case, the above comparison demonstrates good agreement between theory and measurement. Higher increases in the value of S PI could be obtained by using a thinner interfacial layer. For example, an interfacial layer thickness of 0.1nm would give an increase in S PI by a factor of 13.5 for 20% Ge. The increase in the value of S PI achieved by Ge incorporation in the polySi emitter is very rapid at low Ge concentrations, but saturates at high Ge concentrations. This is illustrated in figure 8 for thin interfacial oxide layers. For an interfacial oxide thickness of 0.1nm, S PI saturates for Ge concentrations greater than approximately 20%. This situation occurs because the term T I / F in equation 11 becomes smaller than (S P + S I ) as the Ge content rises. With increasing interfacial layer thickness, the onset of saturation occurs at lower Ge concentrations. In practice there is therefore little benefit to be obtained by increasing the Ge concentration above 20%.
Conclusions
It has been shown that the incorporation of Ge into a polySi emitter allows the base current to be adjusted independently of the base profile. Measured results show that Ge content of 10% gives an increase in base current by a factor of 4. Theory predicts that higher factors could be achieved by reducing the interfacial layer thickness.
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